Does Power Pc Have Write Breakpoint Register

RISC instruction prepare compages past AIM brotherhood

PowerPC

Designer	AIM
Bits	32-bit/64-fleck (32 → 64)
Introduced	Oct 1992; 29 years ago  (1992-10)
Version	two.02[i]
Design	RISC
Type	Load–store
Encoding	Stock-still/Variable (Volume E)
Branching	Status code
Endianness	Big/Bi
Extensions	AltiVec, APU
Registers
General purpose	32
Floating indicate	32
Vector	32 (with AltiVec)

IBM PowerPC 601 microprocessor

PowerPC (with the backronym Performance Optimization With Enhanced RISC – Performance Computing, sometimes abbreviated every bit PPC) is a reduced instruction set computer (RISC) education set architecture (ISA) created by the 1991 Apple–IBM–Motorola alliance, known equally AIM. PowerPC, as an evolving instruction prepare, has since 2006 been named Power ISA, while the onetime proper name lives on every bit a trademark for some implementations of Power Architecture–based processors.

PowerPC was the cornerstone of AIM's PReP and Common Hardware Reference Platform initiatives in the 1990s. Originally intended for personal computers, the architecture is well known for being used by Apple'southward Power Macintosh, PowerBook, iMac, iBook, and Xserve lines from 1994 until 2006, when Apple migrated to Intel'southward x86. It has since go a niche in personal computers, simply remains pop for embedded and high-operation processors. Its employ in 7th generation of video game consoles and embedded applications provided an array of uses, including satellites, and the Curiosity and Perseverance rovers on Mars. In addition, PowerPC CPUs are still used in AmigaOne and third political party AmigaOS 4 personal computers.

PowerPC is largely based on the earlier IBM Power architecture, and retains a high level of compatibility with it; the architectures have remained close enough that the same programs and operating systems will run on both if some care is taken in training; newer chips in the Power series use the Power ISA.

History [edit]

The history of RISC began with IBM's 801 research project, on which John Cocke was the lead developer, where he developed the concepts of RISC in 1975–78. 801-based microprocessors were used in a number of IBM embedded products, eventually becoming the 16-register IBM ROMP processor used in the IBM RT PC. The RT PC was a rapid design implementing the RISC architecture. Betwixt the years of 1982 and 1984, IBM started a projection to build the fastest microprocessor on the market; this new 32-chip architecture became referred to as the America Project throughout its development cycle, which lasted for approximately five–6 years. The outcome is the POWER education set up architecture, introduced with the RISC System/6000 in early 1990.

The original POWER microprocessor, 1 of the first superscalar RISC implementations, is a high functioning, multi-chip blueprint. IBM presently realized that a single-chip microprocessor was needed in order to scale its RS/6000 line from lower-cease to high-end machines. Piece of work began on a i-chip Ability microprocessor, designated the RSC (RISC Single Chip). In early 1991, IBM realized its design could potentially become a high-volume microprocessor used across the industry.

Apple tree and Motorola involvement [edit]

Apple had already realized the limitations and risks of its dependency upon a single CPU vendor at a time when Motorola was falling backside on delivering the 68040 CPU. Furthermore, Apple had conducted its ain enquiry and made an experimental quad-core CPU design called Aquarius,^{[2] : 86–90} which convinced the company'southward technology leadership that the time to come of computing was in the RISC methodology.^{[two] : 287–288} IBM approached Apple with the goal of collaborating on the development of a family of unmarried-chip microprocessors based on the POWER compages. Soon after, Apple, being 1 of Motorola'south largest customers of desktop-grade microprocessors,^[3] asked Motorola to join the discussions due to their long relationship, Motorola having had more extensive experience with manufacturing high-volume microprocessors than IBM, and to class a second source for the microprocessors. This three-way collaboration between Apple, IBM, and Motorola became known as the AIM alliance.

In 1991, the PowerPC was just i facet of a larger alliance amidst these three companies. At the time, most of the personal computer manufacture was shipping systems based on the Intel 80386 and 80486 chips, which accept a circuitous educational activity ready reckoner (CISC) architecture, and evolution of the Pentium processor was well underway. The PowerPC chip was i of several joint ventures involving the 3 alliance members, in their efforts to counter the growing Microsoft-Intel authorization of personal computing.

For Motorola, POWER looked similar an unbelievable bargain. It allowed the company to sell a widely tested and powerful RISC CPU for niggling design greenbacks on its ain part. It as well maintained ties with an important client, Apple, and seemed to offer the possibility of adding IBM too, which might buy smaller versions from Motorola instead of making its own.

At this indicate Motorola already had its own RISC design in the grade of the 88000, which was doing poorly in the market. Motorola was doing well with its 68000 family and the majority of the funding was focused on this. The 88000 attempt was somewhat starved for resources.

The 88000 was already in product, nonetheless; Data General was shipping 88000 machines and Apple already had 88000 prototype machines running. The 88000 had likewise accomplished a number of embedded pattern wins in telecom applications. If the new POWER 1-chip version could be made bus-uniform at a hardware level with the 88000, that would let both Apple and Motorola to bring machines to market far faster since they would not accept to redesign their board architecture.

The result of these various requirements is the PowerPC (performance computing) specification. The differences between the earlier Power instruction set and that of PowerPC is outlined in Appendix E of the manual for PowerPC ISA five.2.02.^[1]

Operating systems [edit]

Since 1991, IBM had a long-continuing want for a unifying operating arrangement that would simultaneously host all existing operating systems every bit personalities upon ane microkernel. From 1991 to 1995, the company designed and aggressively evangelized what would become Workplace OS, primarily targeting PowerPC.^{[ii] : 290–291}

When the start PowerPC products reached the marketplace, they were met with enthusiasm. In addition to Apple, both IBM and the Motorola Computer Group offered systems built around the processors. Microsoft released Windows NT 3.51 for the compages, which was used in Motorola's PowerPC servers, and Lord's day Microsystems offered a version of its Solaris Bone. IBM ported its AIX Unix. Workplace OS featured a new port of OS/2 (with Intel emulation for application compatibility), pending a successful launch of the PowerPC 620. Throughout the mid-1990s, PowerPC processors achieved benchmark test scores that matched or exceeded those of the fastest x86 CPUs.

Ultimately, demand for the new architecture on the desktop never truly materialized. Windows, OS/2, and Dominicus customers, faced with the lack of application software for the PowerPC, nigh universally ignored the scrap. IBM'southward Workplace OS platform (and thus, OS/2 for PowerPC) was summarily canceled upon its offset developers' release in December 1995 due to the simultaneous buggy launch of the PowerPC 620. The PowerPC versions of Solaris and Windows were discontinued after only a brief period on the marketplace. Only on the Macintosh, due to Apple tree'southward persistence, did the PowerPC gain traction. To Apple, the performance of the PowerPC was a bright spot in the confront of increased competition from Windows 95 and Windows NT-based PCs.

With the cancellation of Workplace Bone, the full general PowerPC platform (especially AIM'due south Mutual Hardware Reference Platform) was instead seen as a hardware-only compromise to run many operating systems 1 at a time upon a single unifying vendor-neutral hardware platform.^{[two] : 287–288}

In parallel with the alliance between IBM and Motorola, both companies had development efforts underway internally. The PowerQUICC line was the issue of this work inside Motorola. The 4xx series of embedded processors was underway inside IBM. The IBM embedded processor business organization grew to nearly United states$100 million in revenue and attracted hundreds of customers.

The development of the PowerPC is centered at an Austin, Texas, facility chosen the Somerset Design Center. The building is named after the site in Arthurian legend where warring forces put aside their swords, and members of the three teams that staff the edifice say the spirit that inspired the proper noun has been a cardinal factor in the project's success thus far.

— MacWeek ^[iv]

Part of the civilization hither is not to take an IBM or Motorola or Apple culture, but to have our own.

—Motorola's Russell Stanphill, codirector of Somerset^[4]

Breakdown of AIM [edit]

A schematic showing the evolution of the dissimilar Power, PowerPC and Ability ISAs

Toward the close of the decade, manufacturing issues began plaguing the AIM alliance in much the aforementioned way they did Motorola, which consistently pushed back deployments of new processors for Apple and other vendors: kickoff from Motorola in the 1990s with the PowerPC 7xx and 74xx processors, and IBM with the 64-bit PowerPC 970 processor in 2003. In 2004, Motorola exited the chip manufacturing business past spinning off its semiconductor business as an independent visitor called Freescale Semiconductor. Around the same time, IBM exited the 32-flake embedded processor market by selling its line of PowerPC products to Applied Micro Circuits Corporation (AMCC) and focusing on 64-scrap chip designs, while maintaining its commitment of PowerPC CPUs toward game console makers such every bit Nintendo's GameCube, Wii and Wii U, Sony's PlayStation three and Microsoft's Xbox 360, of which the latter two both utilise 64-bit processors. In 2005, Apple announced they would no longer utilize PowerPC processors in their Apple Macintosh computers, favoring Intel-produced processors instead, citing the performance limitations of the chip for future personal computer hardware specifically related to heat generation and energy usage, as well equally the inability of IBM to move the 970 processor to the 3 GHz range. The IBM-Freescale alliance was replaced by an open standards body called Power.org. Power.org operates nether the governance of the IEEE with IBM standing to use and evolve the PowerPC processor on game consoles and Freescale Semiconductor focusing solely on embedded devices.

IBM continues to develop PowerPC microprocessor cores for utilize in their application-specific integrated circuit (ASIC) offerings. Many high volume applications embed PowerPC cores.

The PowerPC specification is now handled past Ability.org where IBM, Freescale, and AMCC are members. PowerPC, Cell and Ability processors are now jointly marketed equally the Power Architecture. Power.org released a unified ISA, combining POWER and PowerPC ISAs into the new Ability ISA 5.two.03 specification and a new reference platform for servers called PAPR (Power Architecture Platform Reference).

Generations [edit]

Many PowerPC designs are named and labeled by their apparent technology generation. That began with the "G3", which was an internal projection name inside AIM for the development of what would become the PowerPC 750 family.^[v] Apple tree popularized the term "G3" when they introduced Power Mac G3 and PowerBook G3 at an upshot at 10 Nov 1997. Motorola and Apple tree liked the moniker and used the term "G4" for the 7400 family introduced in 1998^{[6] [7]} and the Power Mac G4 in 1999.

At the fourth dimension the G4 was launched, Motorola categorized all their PowerPC models (former, current and future) co-ordinate to what generation they adhered to, fifty-fifty renaming the older 603e core "G2". Motorola had a G5 project that never came to fruition, merely the name stuck and Apple tree reused it when the 970 family launched in 2003 even if those were designed and congenital by IBM.

PowerPC generations according to Motorola, c. 2000.^[8]

G1: The 601, 500 and 800 family processors

G2: The 602, 603, 604, 620, 8200 and 5000 families

G3: The 750 and 8300 families

G4: The 7400 and 8400* families

G5: The 7500* and 8500 families (Motorola didn't use the G5 moniker after Apple usurped the proper noun)

G6: The 7600*

(*) These designs didn't become real products.

Design features [edit]

The PowerPC is designed forth RISC principles and allows for a superscalar implementation. Versions of the design be in both 32-bit and 64-fleck implementations. Starting with the bones Power specification, the PowerPC added:

• Back up for operation in both big-endian and piffling-endian modes; the PowerPC can switch from one mode to the other at run-time (see below). This characteristic is not supported in the PowerPC 970.
• Single-precision forms of some floating-point instructions, in add-on to double-precision forms
• Boosted floating-indicate instructions at the behest of Apple tree
• A consummate 64-bit specification that is astern uniform with the 32-chip mode
• A fused multiply–add
• A paged memory management compages that is used extensively in server and PC systems.
• Addition of a new memory management architecture called Book-E, replacing the conventional paged retention direction architecture for embedded applications. Volume-E is awarding software compatible with existing PowerPC implementations but needs minor changes to the operating system.

Some instructions present in the Ability education set up were deemed too complex and were removed in the PowerPC compages. Some removed instructions could be emulated past the operating system if necessary. The removed instructions are:

• Provisional moves
• Load and store instructions for the quad-precision floating-bespeak data type
• String instructions.

Endian modes [edit]

Most PowerPC chips switch endianness via a bit in the MSR (auto state register), with a second fleck provided to permit the Bone to run with a different endianness. Accesses to the "inverted folio table" (a hash table that functions as a TLB with off-flake storage) are always done in big-endian mode. The processor starts in big-endian mode.

In footling-endian fashion, the three lowest-guild bits of the effective accost are exclusive-ORed with a three bit value selected by the length of the operand. This is enough to appear fully piddling-endian to normal software. An operating system will see a warped view of the world when it accesses external chips such as video and network hardware. Fixing this warped view requires that the motherboard perform an unconditional 64-bit byte swap on all data entering or leaving the processor. Endianness thus becomes a belongings of the motherboard. An OS that operates in fiddling-endian mode on a large-endian motherboard must both bandy bytes and undo the sectional-OR when accessing little-endian chips.

AltiVec operations, despite beingness 128-scrap, are treated as if they were 64-bit. This allows for compatibility with little-endian motherboards that were designed prior to AltiVec.

An interesting side effect of this implementation is that a program can store a 64-fleck value (the longest operand format) to memory while in one endian style, switch modes, and read back the same 64-fleck value without seeing a alter of byte order. This will non be the instance if the motherboard is switched at the same time.

Mercury Systems and Matrox ran the PowerPC in trivial-endian mode. This was done so that PowerPC devices serving as co-processors on PCI boards could share data structures with host computers based on x86. Both PCI and x86 are little-endian. Bone/two and Windows NT for PowerPC ran the processor in little-endian mode while Solaris, AIX and Linux ran in big endian.^[9]

Some of IBM'southward embedded PowerPC chips use a per-page endianness flake. None of the previous applies to them.

Implementations [edit]

The Freescale XPC855T Service Processor of a Dominicus SunFire V20z

The start implementation of the architecture was the PowerPC 601, released in 1992, based on the RSC, implementing a hybrid of the POWER1 and PowerPC instructions. This allowed the chip to be used by IBM in their existing POWER1-based platforms, although information technology also meant some slight pain when switching to the 2nd generation "pure" PowerPC designs. Apple connected piece of work on a new line of Macintosh computers based on the chip, and eventually released them as the 601-based Power Macintosh on March xiv, 1994.

Accelerator cards based on the showtime-generation PowerPC chips were created for the Commodore Amiga in anticipation for a motion to a possible new Amiga platform designed around the PowerPC. The accelerator cards also included either a Motorola 68040 or 68060 CPU in order to maintain backwards compatibility, equally very few apps at the time could run natively on the PPC chips. However, the new machines never materialized, and Commodore subsequently declared bankruptcy. Over a decade later, AmigaOS iv would be released, which would put the platform permanently on the architecture. OS4 is compatible with those beginning-generation accelerators, besides equally several custom motherboards created for a new incarnation of the Amiga platform.

IBM also had a full line of PowerPC based desktops congenital and ready to transport; unfortunately, the operating organization that IBM had intended to run on these desktops—Microsoft Windows NT—was not complete by early 1993, when the machines were gear up for marketing. Appropriately, and further because IBM had developed animosity toward Microsoft, IBM decided to port OS/2 to the PowerPC in the course of Workplace OS. This new software platform spent three years (1992 to 1995) in evolution and was canceled with the December 1995 developer release, because of the disappointing launch of the PowerPC 620. For this reason, the IBM PowerPC desktops did not ship, although the reference design (codenamed Sandalbow) based on the PowerPC 601 CPU was released equally an RS/6000 model (Byte 's April 1994 issue included an extensive article about the Apple and IBM PowerPC desktops).

Apple tree, which also lacked a PowerPC based OS, took a different route. Utilizing the portability platform yielded past the clandestine Star Trek project, the company ported the essential pieces of their Mac Os operating system to the PowerPC architecture, and farther wrote a 68k emulator that could run 68k based applications and the parts of the OS that had not been rewritten.

The second generation was "pure" and includes the "low end" PowerPC 603 and "high stop" PowerPC 604. The 603 is notable due to its very low price and power consumption. This was a deliberate blueprint goal on Motorola's role, who used the 603 project to build the basic core for all future generations of PPC chips. Apple tried to apply the 603 in a new laptop blueprint but was unable due to the small 8 KiB level one cache. The 68000 emulator in the Mac OS could not fit in 8 KiB and thus slowed the computer drastically.^{[10] [eleven]} The 603e solved this problem by having a xvi KiB L1 enshroud, which allowed the emulator to run efficiently.

In 1993, developers at IBM'south Essex Junction, Burlington, Vermont facility started to work on a version of the PowerPC that would back up the Intel x86 instruction set directly on the CPU. While this was just one of several concurrent power architecture projects that IBM was working on, this bit began to be known inside IBM and by the media as the PowerPC 615. Profitability concerns and rumors of operation issues in the switching between the x86 and native PowerPC teaching sets resulted in the projection beingness canceled in 1995 afterwards just a express number of chips were produced for in-business firm testing. Aside the rumors, the switching procedure took just v cycles, or the amount of time needed for the processor to empty its educational activity pipeline. Microsoft also aided the processor's demise by refusing to back up the PowerPC mode.^[12]

The outset 64-bit implementation is the PowerPC 620, just it appears to take seen fiddling utilize considering Apple tree didn't want to buy information technology and considering, with its large die area, it was too plush for the embedded market. It was afterward and slower than promised, and IBM used their own POWER3 pattern instead, offering no 64-fleck "small" version until the late-2002 introduction of the PowerPC 970. The 970 is a 64-fleck processor derived from the POWER4 server processor. To create it, the POWER4 cadre was modified to exist backward-compatible with 32-bit PowerPC processors, and a vector unit (similar to the AltiVec extensions in Motorola's 74xx series) was added.

IBM's RS64 processors are a family of chips implementing the "Amazon" variant of the PowerPC architecture. These processors are used in the RS/6000 and IBM AS/400 computer families; the Amazon architecture includes proprietary extensions used by As/400.^[thirteen] The POWER4 and later POWER processors implement the Amazon architecture and replaced the RS64 fries in the RS/6000 and AS/400 families.

IBM developed a separate product line called the "4xx" line focused on the embedded market place. These designs included the 401, 403, 405, 440, and 460. In 2004, IBM sold their 4xx product line to Applied Micro Circuits Corporation (AMCC). AMCC continues to develop new high performance products, partly based on IBM's technology, along with technology that was developed within AMCC. These products focus on a variety of applications including networking, wireless, storage, printing/imaging and industrial automation.

Numerically, the PowerPC is mostly found in controllers in cars. For the automotive market place, Freescale Semiconductor initially offered many variations called the MPC5xx family such as the MPC555, built on a variation of the 601 cadre chosen the 8xx and designed in Israel by MSIL (Motorola Silicon Israel Express). The 601 core is single issue, meaning it can but issue one didactics in a clock wheel. To this they add diverse bits of custom hardware, to allow for I/O on the one chip. In 2004, the next-generation iv-digit 55xx devices were launched for the automotive marketplace. These use the newer e200 series of PowerPC cores.

Networking is some other expanse where embedded PowerPC processors are found in large numbers. MSIL took the QUICC engine from the MC68302 and made the PowerQUICC MPC860. This was a very famous processor used in many Cisco edge routers in the late 1990s. Variants of the PowerQUICC include the MPC850, and the MPC823/MPC823e. All variants include a separate RISC microengine called the CPM that offloads communications processing tasks from the central processor and has functions for DMA. The follow-on flake from this family, the MPC8260, has a 603e-based cadre and a unlike CPM.

Honda also uses PowerPC processors for ASIMO.^[14]

In 2003, BAE Systems Platform Solutions delivered the Vehicle-Management Computer for the F-35 fighter jet. This platform consists of dual PowerPCs made past Freescale in a triple redundant setup.^[15]

Operating systems [edit]

Operating systems that work on the PowerPC architecture are mostly divided into those that are oriented toward the general-purpose PowerPC systems, and those oriented toward the embedded PowerPC systems.

Operating systems with native support [edit]

• AmigaOS 4
• Apple archetype Mac OS starting with Organization seven.1.2; and Copland, the original and canceled try at Mac Os 8
• BeOS R5 Pro (BeBox, Macintosh and clones)
  • Haiku, experimental^[16]
• IBM i; formerly named i5/Os, originally Bone/400
• MorphOS
• Plan 9
• Inferno; from Bell Labs and maintained by Vita Nuova Holdings
• POSIX: Unix, Unix-like
  • Apple tree Mac Bone X Cheetah x.0 through Mac Bone X Leopard x.five.8
  • AIX
  • Workplace OS, including a port of Os/2
  • FreeBSD, 32-bit and 64-fleck ports^[17]
  • NetBSD, port designations for PowerPC systems
    • ofppc released^[18]
    • macppc released^[19]
    • evbppc released^[20]
    • prep released^[21]
    • mvmeppc released^[22]
    • bebox experimental^[23]
    • amigappc very experimental^[24]
  • OpenBSD, 32-fleck macppc released port^[25]
  • Linux
    • Adélie Linux, with 32-fleck ppc releases and 64-chip ppc64 releases
    • CRUX PPC, with 32/64-chip releases^[26] supported through release 2.0.one.1. Support was dropped from subsequent releases.
    • Debian:
      • 32-chip powerpc a released port since potato ^[27] Back up has been removed from Debian 9 Stretch^[28]
      • 64-fleck big-endian ppc64 ^[29] in mostly stalled development
      • 64-bit little-endian ppc64le a released port since jessie
    • Fedora with 32/64-bit ppc releases^[30] up to version 12. PowerPC is a Fedora secondary architecture from Fedora 16 onwards.
    • Gentoo Linux, with 32-bit ppc releases and 64-bit ppc64 releases^[31]
    • MintPPC, support for One-time World and New World 32/64-scrap Macs based on Linux Mint LXDE and Debian^[32]
    • MkLinux, Mach-kernel based distribution for older Macs, officially launched by Apple
    • openSUSE, Total support for Old World and New World PowerMacs (32/64-flake), PS3 Cell, IBM Power systems through the release of Leap 11.one. Support was dropped from subsequent Bound releases. openSUSE Tumbleweed supports ppc64le.
    • Red Lid Enterprise Linux, 32-bit ppc support was dropped following release of 5.xi. Maintaining full support for 64-bit ppc64 in subsequent releases^[33]
    • SUSE Linux Enterprise Server
    • Ubuntu, community supported for versions released after 6.10^[34]
    • Yellow Dog Linux, full support for 32/64-fleck; PS3
    • Void Linux, back up in tertiary-party fork ^[35] for 32-bit and 64-fleck (big-endian and little-endian)
  • Solaris ii.5.ane PowerPC edition on the PReP platform
    • OpenSolaris, experimental^{[36] [37]}
• Windows NT 3.5,^[38] iii.51 and 4.0
• ReactOS, PowerPC port no longer under active development^[39]
• CellOS for PlayStation 3

Embedded [edit]

• M-RTOS
• VxWorks
• VxWorks 653
• Nucleus RTOS
• LiveDevices RTA-OSEKLive
• Microware Os-9
• MontaVista Linux
• Wind River Linux
• QNX
• Cisco IOS
• Cisco AireOS
• LynxOS
• PikeOS RTOS and virtualization platform from SYSGO
• ELinOS embedded Linux
• eCos
• Broadcom BCM Tech
• RTEMS
• BlueCat embedded Linux from LynuxWorks
• Operating System Embedded (OSE) from ENEA AB
• Integrity
• Juniper Networks Junos router and switch Bone
• FreeRTOS
• Deos^[40]
• SCIOPTA^[41] RTOS, certified according IEC61508, EN50128 and ISO26262
• Embedded PowerPC Operating System by IBM^[42]

Licensees [edit]

Companies that have licensed the 64-bit Power or 32-bit PowerPC from IBM include:

32-bit PowerPC [edit]

• Altera, field-programmable gate array (FPGA) manufacturer at present Intel
• Apple ('A' in original AIM alliance), has switched to Intel in early 2006
• Applied Micro Circuits Corporation (AMCC)
• Avago Technologies
• BAE Systems for RAD750 processor, used in spacecraft and planetary landers
• Cisco Systems for routers
• Culturecom for Five-Dragon CPU
• Exponential Technology
• Kumyoung used in karaoke player CPU (Muzen and Vivaus series)
• LSI Logic
• Motorola (was Freescale Semiconductor now NXP), as part of the original AIM alliance
• Rapport for Kilocore 1025 core CPU
• Samsung
• STMicroelectronics for the SPC5xx series
• Xilinx, FPGA maker, embedded PowerPC in the Virtex-II Pro, Virtex-4, and Virtex-v FPGAs

64-fleck PowerPC [edit]

• P.A. Semi
• Microsoft
• Hindustan Computers Ltd.
• Sony
• Freescale Semiconductor
• Toshiba

Game consoles [edit]

PowerPC processors were used in a number of at present-discontinued video game consoles:

• Bandai for its Bandai Pippin, designed past Apple tree Computer (1995)
• Microsoft, for the Xbox 360 processor, Xenon^[43]
• Nintendo for the GameCube,^[43] Wii, and Wii U processors
• Sony and Toshiba, for the Cell processor (inside the PlayStation iii and other devices)^[43]

Desktop computers [edit]

The Ability architecture is currently used in the following desktop computers:

• Sam440ep, Sam440epFlex, based on an AMCC 440ep SoC, built by ACube Systems
• Sam460ex, based on an AMCC 460ex SoC, built by ACube Systems
• Nemo motherboard based around PA6T-1682M plant in the AmigaOne X1000 from A-EON Engineering
• Cyrus motherboard based around Freescale Qoriq P5020 constitute in the AmigaOne X5000 from A-EON Engineering
• Tabor motherboard based around Freescale QorIQ P1022 found in the forthcoming AmigaOne A1222 from A-EON Applied science
• Talos II and Blackbird mainboards/workstations, based around the IBM Power9 Sforza architecture, built by Raptor Computing Systems

Embedded applications [edit]

The Power architecture is currently used in the following embedded applications:

• National Instruments Smart Cameras for machine vision
• Mars rover Marvel
• Mars rover Perseverance

See also [edit]

• Mutual Hardware Reference Platform (CHRP)
• OpenPOWER Foundation
• Listing of PowerPC processors
• Power ISA
• Ability Architecture
• Power Compages Platform Reference (PAPR)
• PowerOpen Environment
• PowerPC Reference Platform (PReP)
• RTEMS real-fourth dimension operating arrangement

References [edit]

1. ^ ^{a b} "PowerPC Architecture Book, Version 2.02". November sixteen, 2005. Archived from the original on November 29, 2020.
2. ^ ^{a b c d} Carlton, Jim (1999) [1997]. Apple: The Within Story of Intrigue, Egomania and Business organisation Blunders. ISBN978-0099270737. OCLC 925000937.
3. ^ "Tech Files Columns, 1987–1990". Archived from the original on June half dozen, 2013.
4. ^ ^{a b} "Forces Gather for PowerPC Roundtable". MacWeek. Vol. vii, no. 12. March 22, 1993. p. 38. Retrieved Oct three, 2017.
5. ^ A. R. Kennedy; Grand. Alexander; Due east. Fiene; J. Lyon; B. Kuttanna; R. Patel; M. Pham; M. Putrino; C. Croxton; South. Litch; B. Burgess (Feb 23, 1997). "A G3 PowerPC superscalar low-ability microprocessor". Proceedings IEEE COMPCON 97. Assimilate of Papers. IEEE: 315–324. doi:10.1109/CMPCON.1997.584742. S2CID 24733198. Archived from the original on September 1, 2021. Retrieved September 1, 2021.
6. ^ Gwennap, Linley (Nov sixteen, 1998). "G4 Is Start PowerPC with AltiVec - Due Mid-1999, Motorola's Next Fleck Aims at Macintosh, Networking" (PDF). Microprocessor Study. Archived (PDF) from the original on April 23, 2016.
7. ^ Seale, Susan (2001). "PowerPC G4 Architecture White Paper" (PDF). NXP Semiconductors. Archived (PDF) from the original on April 18, 2016.
8. ^ "Fact Sheet - Motorola PowerPC Processor" (PDF). NXP Semiconductors. Archived (PDF) from the original on April xix, 2016.
9. ^ Necasek, Michal (November sixteen, 2012). "Os/2 for PowerPC Tidbits". OS/two Museum. Archived from the original on January 31, 2016.
10. ^ Linley Gwennap (February 27, 1997). "Arthur Revitalizes PowerPC Line" (PDF). Microprocessor Report. 11 (2). S2CID 51808955. Archived from the original (PDF) on July xxx, 2018. The 603's tiny 8K caches were notoriously poor for Mac Bone software, particularly for 68K emulation; even the 603e'due south caches cause a meaning functioning hit at higher clock speeds. Given Arthur's design target of 250 MHz and up, doubling the caches again made sense.
11. ^ Jansen, Daniel (2014). "CPUs: PowerPC 603 and 603e". Low Terminate Mac. Archived from the original on October 30, 2018. Retrieved July 29, 2018.
12. ^ "Microsoft killed the PowerPC 615". The Register. October 1, 1998. Archived from the original on Feb 7, 2009. Retrieved August xvi, 2009.
13. ^ Adam T. Stallman; Frank 1000. Soltis (July 1, 1995). "Within the PowerPC As". Organization iNEWS Magazine. Archived from the original on August 31, 2013.
14. ^ Hara, Yoshiko (November 28, 2000). "Latest robots fill up helper, entertainer roles". EETimes.com. Archived from the original on September 1, 2021. Retrieved September i, 2021.
15. ^ "Start Lockheed Martin F-35 Joint Strike Fighter Vehicle-Management Estimator Delivered" (Press release). Lockheed Martin. May sixteen, 2003. Archived from the original on January 15, 2018. Retrieved Jan xiv, 2018.
16. ^ "PowerPC - Unsupported Builds". Haiku Files. Archived from the original on January fourteen, 2022. Retrieved January 14, 2022.
17. ^ "FreeBSD/ppc Project". Freebsd.org. Archived from the original on August 13, 2009. Retrieved August 16, 2009.
18. ^ "NetBSD/ofppc". Netbsd.org. Archived from the original on August 26, 2009. Retrieved August 16, 2009.
19. ^ "NetBSD/macppc". Netbsd.org. Archived from the original on July half-dozen, 2009. Retrieved August 16, 2009.
20. ^ "NetBSD/evbppc". Netbsd.org. Archived from the original on August 26, 2009. Retrieved Baronial 16, 2009.
21. ^ "NetBSD/prep". Netbsd.org. Archived from the original on October 12, 2017.
22. ^ "NetBSD/mvmeppc". Netbsd.org. February 27, 2002. Archived from the original on August 26, 2009. Retrieved August 16, 2009.
23. ^ "NetBSD/bebox". Netbsd.org. Archived from the original on July 6, 2009. Retrieved Baronial 16, 2009.
24. ^ "NetBSD/amigappc". Netbsd.org. Archived from the original on September two, 2009. Retrieved August sixteen, 2009.
25. ^ "OpenBSD/macppc". Openbsd.org. Archived from the original on July 6, 2009. Retrieved Baronial sixteen, 2009.
26. ^ "CRUX PPC GNU/Linux Project". Cruxppc.org. Archived from the original on June 7, 2009. Retrieved August 16, 2009.
27. ^ "PowerPC Port". Debian. Archived from the original on August xxx, 2009. Retrieved August 16, 2009.
28. ^ "Chapter iii. Installation System". world wide web.debian.org. Archived from the original on July xix, 2017. Retrieved June xviii, 2017.
29. ^ "Debian PPC64 Port". Debian. Archived from the original on June 27, 2012. Retrieved July 4, 2012.
30. ^ "Installable Live CD". Fedora Project. Archived from the original on Baronial 31, 2009. Retrieved August sixteen, 2009.
31. ^ "Project:PowerPC". Gentoo Wiki. Archived from the original on January 15, 2018. Retrieved January xiv, 2018.
32. ^ "MintPPC". Archived from the original on October 13, 2010. Retrieved Oct 3, 2010.
33. ^ "Chapter 1. Architectures". access.redhat.com. Archived from the original on December 8, 2015. Retrieved Dec 6, 2015.
34. ^ "PowerPCFAQ - Ubuntu Wiki". Wiki.ubuntu.com. Archived from the original on February 25, 2011. Retrieved August 16, 2009.
35. ^ "Void Linux for PowerPC/Power ISA (unofficial)". Archived from the original on Oct 30, 2020. Retrieved October 27, 2020.
36. ^ "Embedded Solaris on PowerPC". Enquiry.sun.com. June 14, 2006. Archived from the original on August 7, 2011. Retrieved August 16, 2009.
37. ^ "Solaris PowerPC Port at OpenSolaris.org". Opensolaris.org. October 2, 2006. Archived from the original on Baronial 7, 2011. Retrieved August 16, 2009.
38. ^ "Windows NT 3.v for PowerPC". November 9, 1994.
39. ^ "ReactOS ports - ReactOS Wiki". www.reactos.org. Archived from the original on February 27, 2016. Retrieved December half dozen, 2015.
40. ^ "Practise-178C Certifiable Avionics RTOS with ARINC 653 & FACE Support". DDC-I. Archived from the original on August eight, 2018. Retrieved January 14, 2018.
41. ^ "Supported CPUs". SCIOPTA Systems AG. Archived from the original on Jan 1, 2018. Retrieved Jan 14, 2018.
42. ^ "PowerPC 750FX Evaluation Kit Quick Setup for Windows" (PDF). Archived (PDF) from the original on April 4, 2017. Retrieved January 14, 2018.
43. ^ ^{a b c} "POWER To The People". IBM. March thirty, 2004. Archived from the original on February iv, 2013.

Farther reading [edit]

• Weiss, Shlomo; Smith, James Edward (1994). POWER and PowerPC. Morgan Kaufmann. ISBN978-1558602793.
• May, Cathy; et al. (1994). The PowerPC Architecture: A Specification for A New Family of RISC Processors (second ed.). Morgan Kaufmann Publishers. ISBN978-1-55860-316-five.
• Hoxey, Steve; et al., eds. (1996). The PowerPC Compiler Writer's Guide. Warthman Associates. ISBN0-9649654-0-2. Archived from the original on Apr 8, 2021.
• Programming Environments Manual for 32-flake Implementations of the PowerPC Architecture (PDF). Motorola. Archived from the original (PDF) on May 14, 2005. A 640-page PDF transmission.
• Book E: Enhanced PowerPC Compages (3rd ed.). IBM. 2000.
• Duntemann, Jeff; Pronk, Ron (1994). Inside the PowerPC Revolution. Coriolis Group Books. ISBN978-1-883577-04-9.
• "PowerPC Architecture". Archived from the original on February xiv, 2008. An IBM article giving Power and PowerPC history.
• Chakravarty, Dipto; Cannon, Casey (1994). PowerPC: Concepts, Architecture, and Blueprint. McGraw Loma. ISBN9780070111929.

External links [edit]

• OpenPOWER Foundation
• Development of PowerPC Architecture, lecture by Michael W. Blasgen and Richard Oehler
• PPC Overview - an overview of PowerPC processors
• OS/2 Warp, PowerPC Edition review past Michal Necasek
• PowerPC Architecture History Diagram

Source: https://en.wikipedia.org/wiki/PowerPC

Posted by: portertherose.blogspot.com

Share this post